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ULTRA-THIN OPTOELECTRONIC 
CHIP PACKAGE 




“Ultra thin optoelectronic package” 
 Thinned commercial (opto)electronic components  
 Embedded in thin & flexible polymer foils 
Component (bare die) thickness ~20µm 
Total thickness ~40µm 
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Cu heat sink 
OE chip 
Top contact metallization 
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INTEGRATION WITH POLYMER  
OPTICAL WAVEGUIDES  
▸ Acrylate, epoxy, silsesquioxanes, or silicone based 
▸ Typical propagation loss below 0.1dB/cm 
Additional bending and stretching loss 
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VCSEL array  Photodiode array 
Waveguide array 
45  ° coupling plug 45  ° coupling plug 
in Signal out Signal 
Sequential build-up approach 
▸ Typical total optical loss 6dB 







Lateral scan of the coupling efficiency
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VCSEL array  Photodiode array 
45˚ coupling plug 45˚ coupling plug 
Stretching 
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INTEGRATION WITH OPTICAL FIBERS 
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PHOTONIC SKINS FOR OPTICAL SENSING 
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Integration of optoelectronic chips 
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MULTILAYER PHOTONIC CIRCUITS 
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 Challenges  
▸ Integration of waveguides and VCSELs 
▸ Integration of waveguides and glass fibers 
▸ Integration of photonic crystals and waveguides 
 
Multilayer Photonic Circuits made by Nano-
Imprinting of Waveguides and Photonic Crystals   
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VCSEL – WAVEGUIDE INTEGRATION 
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Face-up embedding 
of VCSELS 
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WAVEGUIDE – FIBER INTEGRATION 





Initial testing  
(TE Connectivity) Laser cleaning 
End facet  
(TE Connectivity) 
Laser direct writing 
(IBM) 
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EU PROJECT MIRAGE  
TERABIT CAPACITY AOC 
 Scale line rate to 40G 
 Introduce new degrees of parallelization  
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 Optoelectronics assembly 
▸ Control of vertical separation  
▸ Low temperature bonding  
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TERABIT CAPACITY AOC 
 Optoelectronics assembly 
▸ Accurately defining micro-bumps using  




Adhesive bonding / 
thermocompression 
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TERABIT CAPACITY AOC 
 Optoelectronics assembly 
▸ Flip chip bonding of the die 
 = chip placement + adhesive curing  






OE chip (active area 
facing down) 
Substrate + metal 
tracks + adhesive 
bumps 
Flip chip bonder chuck VCSEL test chip (1x4 array) 
After bonding 
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TERABIT CAPACITY AOC 
 Optoelectronics assembly 
▸ Characterization of bonded VCSEL/PD chips 
▸ Shear testing after bonding 
  
  
3 LVI curve for bonded test VCSELs 
chip encapsulation 
chip breaks  during the shear test 
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